

Home | Login | Logout | Access information | Alens | Sitemap | Help

Welcome United States Patent and Trademark Office

Search Results				BROWSE	SEARCH	HEE XPLORE GUIDE		SUPPORT
Your search m	(memory and hub and processor natched 11 of 1331196 documents. f 100 results are displayed, 25 to a p				:		⊠ e-maii	printer triendly
» Search Optic	ons							•
View Session History			Modify Search					
New Search		((me	((memory and hub and processor <in>metadata) <and> (bus<in>metadata))</in></and></in>					
			Checl	k to search only within this results	s set			
» Key		Displ	ay Fo	rmet: © Citation	C Citation & Abstract	t ·		
KEEE JNL	IEEE Journal or Magazine							
iee Jnl	IEE Journal or Magazine	₹(vi	214 \$4	elected items Select All	Deselect All			
ieee CNF	IEEE Conference Proceeding							•
IEE CNF .	IEE Conference Proceeding		1.	Using the Memory Channel No Gillett, R.; Kaufmann, R.;	etwork			
IEEE STD	IEEE Standard			Micro_IEEE				
				Volume 17, Issue 1, JanFeb. Digital Object Identifier 10.1109/				
				AbstractPlus References Full Rights and Permissions	Text: <u>PDF</u> (104 KB) §§	ere jnl		
			2.	Rusu, S.; Muljono, H.; Cherkaue Micro, JEEE Volume 24, Issue 2, Mar-Apr 2 Digital Object Identifier 10.1109/	er, B.; 2004 Page(s):10 - 18	er L3 cache		
				AbstractPlus Full Text: PDF(49) Rights and Permissions				
			3.	T-Rex, a blade packaging arch Katopis, G.A.; Becker, W.D.; Ha Advanced Packaging. IEEE Tra Advanced Packaging. IEEE Tra Volume 28, Issue 1, Feb 2005 Digital Object Identifier 10.1109/	nrer, H.H.; nsactions on [see also 0 nsactions on] Page(s):24 - 31		Manufacturing	LTechnology, Part B:
				AbstractPlus Full Text: PDE(12 Rights and Permissions	116 KB) KIIIE JNI.			
			4.	Using Distributed Microproces Swift, S.; OCEANS Volume 15, Aug 1983 Page(s):		ne Applications		
				AbstractPlus Full Text: PDE(44 Rights and Permissions	IO KB) LEEE CHF			
			5.	Distributed data acquisition sy Barrick, S.D.; WESCON/98 15-17 Sept. 1998 Page(s):315 - Digital Object Identifier 10.1109/	320		ng	
				AbstractPlus Full Text: PDF(48 Rights and Permissions	4 KB) IEEE CNF			
		Γ	6.	A microprocessor with a 128-l	bit CPU, ten floating-p	oint MAC's, four floating-po	oint dividers, a	and an MPEG-2

decoder

Suzuoki, M.; Kutaragi, K.; Hiroi, T.; Magoshi, H.; Okamoto, S.; Oka, M.; Ohba, A.; Yamamoto, Y.; Furuhashi, M.; Tanaka, M.; Yutaka, T.; Okada, T.; Nagamatsu, M.; Urakawa, Y.; Funyu, M.; Kunimatsu, A.; Goto, H.; Hashimoto, K.; Ide, N.; Murakami, H.; Ohtaguro, Y.; Aono, A.; Solid-State Circuits, IEEE Journal of Volume 34, Issue 11, Nov. 1999 Page(s):1608 - 1618 Digital Object Identifier 10.1109/4.799870 AbstractPlus | References | Full Text: PDF(640 KB) IEEE JNL Rights and Permissions 7. The 82460GX server/workstation chip set Dahlen, E.; Gustin, J.; Meredith, S.; Moran, O.;

Micro, IEEE

Volume 20, Issue 6, Nov.-Dec. 2000 Page(s):69 - 75

Digital Object Identifier 10.1109/40.888705

AbstractPlus | References | Full Text: PDF(96 KB) | IEEE JNL

Rights and Permissions

8. Multiprocessing in real-time systems: Part 5

Fowler, K.;

Instrumentation & Measurement Magazine. IEEE Volume 6, Issue 1, March 2003 Page(s):51 - 54

Digital Object Identifier 10.1109/MIM.2003.1184293

AbstractPlus | Full Text: PDF(1411 KB) REEE JNL

Rights and Permissions

9. Protection, control, reliability and diagnostic improvements via single-processor control of circuit breakers in low voltage switchgear

Valdes, M.E.; Purkayastha, I.; Papallo, T.;

Pulp and Paper Industry Technical Conference, 2004. Conference Record of the 2004 Annual

27 June-1 July 2004 Page(s):146 - 155

AbstractPlus | Full Text: PDF(1122 KB) | NESS CNP

Rights and Permissions

10. Power delivery validation of processor front side bus -

Suryakumar, M.; Jiangqi He;

Electronic Components and Technology, 2005. ECTC '05. Proceedings

31 May-3 June 2005 Page(s):746 - 750 Vol. 1

Digital Object Identifier 10.1109/ECTC.2005.1441353

AbstractPlus | Full Text: PDF(456 KB) | IEEE CNF

Rights and Permissions

11. The simple RS232 hub to interface microcontroller peripheral devices with the central processor

Lekic, N.; Mijanovic, Z.; Dragovic-Ivanovic, R.; Filipovic, D.;

Electronics, Circuits and Systems, 2003, ICECS 2003, Proceedings of the 2003 10th IEEE International Conference on

Volume 3, 14-17 Dec. 2003 Page(s):1208 - 1211 Vol.3 Digital Object Identifier 10.1109/ICECS.2003.1301730

AbstractPlus | Full Text: PDF(1417 KB) | IEEE CNF

Rights and Permissions

Heip Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE - All Rights Reserved

Inspec

Refine Search

Interrupt

Refine Search

Search Results -

Terms	Documents
L1 same "memory bus"	43

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L3

Search:

Recall Text #

Search History

Clear

DATE: Tuesday, March 28, 2006 Printable Copy Create Case

Set Nam	<u>ne Query</u> de		it Count Set Name result set	
DB=F	PGPB,USPT,USOC; PLUR=YES; OP=OR			
<u>L3</u>	L1 same "memory bus"	43	<u>L3</u>	
<u>L2</u>	L1 same bus	98	<u>L2</u>	
<u>L1</u>	"memory hub" same controller same processor	126	<u>L1</u>	

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 same "memory bus"	0

US Pre-Grant Publication Full-Text Database **US Patents Full-Text Database** US OCR Full-Text Database Database: EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins L4

Recall Text 4

Search:

Clear

Refine Search

Interrupt

Search History

DATE: Tuesday, March 28, 2006 Printable Copy Create Case

Set Name Query	Hit Count	<u>Set Name</u>
side by side		result set
DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L4</u> L1 same "memory bus"	0	<u>L4</u>
DB=PGPB,USPT,USOC; PLUR=YES; OP=OR		
L3 L1 same "memory bus"	43	<u>L3</u>
<u>L2</u> L1 same bus	98	<u>L2</u>
<u>L1</u> "memory hub" same controller same processor	126	<u>L1</u>

END OF SEARCH HISTORY



Home | Legin | Legout | Access Information | Allerts | Sitemap | Help

Welcome United States Patent and Imdemnth Office

SROWSE SEARCH

HEER XPLOSE GUIDE

SUPPORT

Certical Aprilement friendly

¶ View Search Results | Next Article ₱

Access this document

Full Text: PDE (104 KB)

Choose Citation & Abstract

Download this citation

Download ASCII Text

» Learn More

» Learn More Rights and Permissions

Using the Memory Channel Network

Digital Equip. Corp., USA; Gillett.R. Kaufmann.R.

This paper appears in: Micro, IEEE

Volume: 17 , Issue: 1 Publication Date: Jan.-Feb. 1997

ISSN: 0272-1732 On page(s): 19 - 25

Digital Object Identifier: 10.1109/40.566189 INSPEC Accession Number:5502596 CODEN: IEMIDZ

Posted online: 2002-08-06 21:25:54.0

message-passing APIs benefit greatly from this underlying capability process-to-user-process message is 2.9 microseconds. The processor overhead is less than 150 ns for a 32-byte message. Standard also cost-effectively supports configuration of two-node, single-processor clusters. Latency over Memory Channel for a one-way, userbenchmarks since its introduction in April 1996. The same Merrory Channel network used to connect this high-end database configuration Fortran, PVM, and MPI. A four-node, 48 processor Memory Channel cluster, using Oracle Parallel Server, has held the record for TPC-C processors each (96 processors). One such cluster installed at Supercomputing 95 ran clusterwide applications using High Performance having a PCI I/O slot. Production Memory Channel clusters can be as large as eight nodes (limited only by first-generation hardware) of 12 WindowsNIT. The Memory Channel network does not require functionality beyond the PCI bus specification and works with any system SMP AlphaServers running Digital Unix support it. Digital has publicly demonstrated Memory Channel-connected systems running Digital has announced and shipped this first-generation, high-performance network for clusters, the Memory Channel for PCI network, and all

sider Terms

Controlled Indexing

DEC computers computer networks network interfaces

Non-controlled Indexing

Digital Memory Channel Memory Channel Network PCI bus message-bassing network for clusters

Author Keywords

Not Available

References

A. Geist et al., PVM 3 User's Guide and Reference Manual, Oak Ridge National Laboratory, Oak Ridge, Tenn., May 1994 Buy Via Ask IEEE]

- J. Harris et al., "Compiling High Performance Fortran for Distributed-Memory Systems," Digital Technical J., Vol. 7, No. 3, 1995, pp. 5-
- [Buy Via Ask*IEEE]
- J. Lawton et al., "Building a High-Performance Message-Passing System for Memory Channel Clusters, Digital Tech. J., Vol. 8, No. 2, Oct. 1996, pp. 96-116.
- http://www.mcs.anl.gov/Papers/Lusk/mississippi/paper.html
- H. Cassanova, J. Dongarra and W. Jiang, "The Performance of PVM on MPP Systems," Tech. Report ut-cs-95-301, Computer Science Dept., Univ. of Tennessee, Knoxville
- R. Kaufmann and T. Reddin, "Digital"s Clusters and Scientific Parallel Applications," Proc. Compoon, 1996, pp. 250-253 [Abstract] [PDF Full-Text (340KB)]
- R. Gillett, M. Collins and D. Pimm, "Overview of Network Memory Channel for PCI," Proc. Compoon 96, IEEE Computer Society Press Los Alamitos, Calif., 1996, pp. 244-249. [Abstract] [PDF Full-Text (440KB)]
- http://www.mcs.anl.gov/mpi/mpich/index.html
- http://www.digital.com:80/info/hpc/software/dpvmnew.html
- ð Contact mpi@ilo.dec.com for details
- ⇉ C.H. Koelbel et al., The High Performance Fortran Handbook, MIT Press, Cambridge, Mass., 1994
- 7 E.G. Benson et al., "Design of Digital"s Parallel Software Environment, Digital Technical J., Vol. 7, No. 3, 1995, pp. 24-38 Buy Via Ask IEEE]
- ಭ D. Scales, M. Burrows and C.A. Thekkath, "Experience with Parallel Computing on the AN2 Network," Proc. 10th IEEE Int'l Parallel Processing Symp., IEEE CS Press, 1996, pp. 94-103. [Abstract] [PDF Full-Text (892KB)]
- http://www.epcc.ed.ac.uk/t3dmpi/Product/Performance/
- 15 http://www.research.ibm.com/people/f/franke/MPI/mpifperf.html#latency

- The Virtual Interface Architecture, Dunning, D.; Regnier, G.; McAlpine, G.; Cameron, D.; Shubert, B.; Berry, F.; Merritt, A.M.; Gronke Micro, IEEE
- On page(s): 66-76, Volume: 18, Issue: 2, Mar/Apr 1998 Abstract | Full Text: PDE (172)



Help

© Copyright 2006 IEEE -- All Rights Reserved

Contact Us Privacy & Security IEEE.org





Home | Login | Logout | Access internation | Arens | Sitemap | Halp

Welcome United States Patent and Trademark Office

BROWSE

SEARCH

MEE XPLORE GUIDE

Search >

SUPPORT

Results for "(((memory hub) and processor<in>metadata) <and> ((memory bus) and controller<in&g..."

☑ e-mail and printed friendly

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

Display Format:

(((memory hub) and processor<in>metadata) <and> ((memory bus) and controller<

Check to search only within this results set

→ Key ieee jnl

IEEE Journal or Magazine

iee jnl

IEE Journal or Magazine

IEEE CNF

IEEE Conference Proceeding

IEE CNP

IEE Conference Proceeding

IEEE STD

IEEE Standard

Citation

Citation & Abstract

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

indexed by **#Inspec** Contact Us Privacy & Security IEEE.org

O Copyright 2008 IEEE - All Rights Reserved